Skip to main content
Unit of study_

Computer Architecture - ELEC8608

Year - 2020

This unit of study explores the design of a computer system at the architectural and digital logic level. Topics covered include instruction sets, computer arithmetic, performance evaluation, datapath design, pipelining, memory hierarchies including caches and virtual memory, I/O devices, and bus-based I/O systems. Students will design a pipelined reduced instruction set processor.

Classes
Lectures, Tutorials, Project Work - own time

Assessment
Through semester assessment (40%) and Final Exam (60%)

Assumed knowledge
ELEC9607 and ELEC9602. Knowledge of microprocessor systems (embedded systems architecture, design methodology, interfacing and programming) is required. Knowledge of digital logic (logic operations, theorems and Boolean algebra, number systems, combinational logic analysis and synthesis, sequential logic, registers, counters, bus systems, state machines, design of a simple computer, and using hardware description languages such as VHDL or Verilog) is required.

Prohibitions

ELEC3608

Details

Faculty: Engineering

Semester 2

03 Aug 2020

Department/School: Electrical and Information Engineering
Study Mode: Normal (lecture/lab/tutorial) day
Census Date: 31 Aug 2020
Unit of study level: Postgraduate
Credit points: 6.0
EFTSL: 0.125
Available for study abroad and exchange: Yes
Faculty/department permission required? No
Location
Camperdown
More details
Unit of Study coordinator: A/Prof Philip Leong
HECS Band: 2
Courses that offer this unit

Non-award/non-degree study If you wish to undertake one or more units of study (subjects) for your own interest but not towards a degree, you may enrol in single units as a non-award student. Cross-institutional study If you are from another Australian tertiary institution you may be permitted to undertake cross-institutional study in one or more units of study at the University of Sydney.

To help you understand common terms that we use at the University, we offer an online glossary.