Skip to main content

We are aiming for an incremental return to campus in accordance with guidelines provided by NSW Health and the Australian Government. Until this time, learning activities and assessments will be planned and scheduled for online delivery where possible, and unit-specific details about face-to-face teaching will be provided on Canvas as the opportunities for face-to-face learning become clear.

Unit of study_

MTRX1705: Introduction to Mechatronic Design

This unit of study aims to provide an introduction to the basic hardware elements of mechatronic systems. Basic electrical theory: Ohms law, Kirchoff's voltage and current laws, passive component characteristics (resistors, capacitors and inductors). Number systems and codes; Logic gates and Boolean algebra, universal (NAND) logic gates; Digital arithmetic: operations and circuits, Two's complement addition and subtraction, overflow; Combinational logic circuits; Flip-flops and related devices; Counters and registers, shift register applications; sequential circuits, designs of synchronous, cascadable counters (BCD and binary). Integrated circuit logic families and interfacing; practical issues including, fan out, pull-up/down, grounds, power supplies and decoupling; timing issues, race conditions. Tri-state signals and buses; MSI logic circuits, multiplexers, demultiplexers, decoders, magnitude comparators; Introduction to programmable logic devices. Brushed DC Motors: Introduction to characteristics and control, motor specifications, torque-speed characteristics, power and efficiency, thermal considerations. Introduction to BJTs and FETs as switches. PWM control of DC motors; half- and full-bridge configurations; Feedback and operational amplifiers; selected op-amp applications circuits with an emphasis on sensor and actuator interfacing. The unit of study will include a practical component where students design and implement logic and linear circuits. Purchase of a basic laboratory tool kit as described in classes will be required.

Details

Academic unit Aerospace, Mechanical and Mechatronic
Unit code MTRX1705
Unit name Introduction to Mechatronic Design
Session, year
? 
Semester 2, 2020
Attendance mode Normal day
Location Camperdown/Darlington, Sydney
Credit points 6

Enrolment rules

Prohibitions
? 
None
Prerequisites
? 
None
Corequisites
? 
None
Available to study abroad and exchange students

No

Teaching staff and contact details

Coordinator Eduardo Nebot, eduardo.nebot@sydney.edu.au
Lecturer(s) Stewart James Worrall , stewart.worrall@sydney.edu.au
Type Description Weight Due Length
Online task Introductory Quiz
Quiz
5% Week 03 1 Hour
Outcomes assessed: LO1 LO3
Online task Sequential Logic
Sequential Logic
15% Week 06 2 hours
Outcomes assessed: LO1 LO3
Creative assessments / demonstrations Digital Logic Demonstration
Demonstration of various digital logic circuits
10% Week 06 3 hours
Outcomes assessed: LO1 LO3 LO4
Assignment group assignment Analog interface demonstration
Analog interface demonstration
20% Week 09 3 hours
Outcomes assessed: LO1 LO4 LO3 LO2
Online task Analog Systems
Analog Systems
15% Week 09 2 hours
Outcomes assessed: LO1 LO3 LO2
Assignment group assignment Major project
Major project (TBA)
20% Week 12 3 hours
Outcomes assessed: LO1 LO4 LO3 LO2
Online task Digital Systems
Digital Systems
15% Week 12 2 Hours
Outcomes assessed: LO1 LO3 LO2
group assignment = group assignment ?

Lab Demonstrations must be demonstrated on the due day during a student’s scheduled lab session. Each of these assessment tasks must be repeated if a student misses it due to special consideration. 

Quizes must be completed by the due day

Assessment criteria

The University awards common result grades, set out in the Coursework Policy 2014 (Schedule 1).

As a general guide, a high distinction indicates work of an exceptional standard, a distinction a very high standard, a credit a good standard, and a pass an acceptable standard.

Result name

Mark range

Description

High distinction

85 - 100

 

Distinction

75 - 84

 

Credit

65 - 74

 

Pass

50 - 64

 

Fail

0 - 49

When you don’t meet the learning outcomes of the unit to a satisfactory standard.

For more information see sydney.edu.au/students/guide-to-grades.

Late submission

In accordance with University policy, these penalties apply when written work is submitted after 11:59pm on the due date:

  • Deduction of 5% of the maximum mark for each calendar day after the due date.
  • After ten calendar days late, a mark of zero will be awarded.

Special consideration

If you experience short-term circumstances beyond your control, such as illness, injury or misadventure or if you have essential commitments which impact your preparation or performance in an assessment, you may be eligible for special consideration or special arrangements.

Academic integrity

The Current Student website provides information on academic honesty, academic dishonesty, and the resources available to all students.

The University expects students and staff to act ethically and honestly and will treat all allegations of academic dishonesty or plagiarism seriously.

We use similarity detection software to detect potential instances of plagiarism or other forms of academic dishonesty. If such matches indicate evidence of plagiarism or other forms of dishonesty, your teacher is required to report your work for further investigation.

WK Topic Learning activity Learning outcomes
Week 01 1. Intro to mechatronic design; 2. Basic electronics Lecture (2 hr)  
Week 02 1. Intro to breadboards and prototyping; 2. Signals and their representation Lecture (2 hr)  
Basic electrical measurements Computer laboratory (3 hr)  
Week 03 1. Logic 1 - components for logic; 2. Logic 2 - intro to logic functions Lecture (2 hr)  
1. Conversion between bases; 2. Generation of signals Computer laboratory (3 hr)  
Week 04 1. Simplifying truth tables; 2. More simplification Lecture (2 hr)  
Practical logic design Computer laboratory (3 hr)  
Week 05 1. Visualising logic tables and Karnaugh maps ; 2. Storing information Lecture (2 hr)  
Minterms, maxterms Computer laboratory (3 hr)  
Week 06 1. Sequential logic; 2. State machines Lecture (2 hr)  
Karnaugh maps Computer laboratory (3 hr)  
Week 07 1. Real circuits 1; 2. Interfaces 1 Lecture (2 hr)  
State machine 1 Computer laboratory (3 hr)  
Week 08 1. Interfaces 2; 2. Real Circuits 2 Lecture (2 hr)  
State machine 2 Computer laboratory (3 hr)  
Week 09 Op amp Lecture (2 hr)  
State machine 3 Computer laboratory (3 hr)  
Week 10 1. Brushless DC motors; 2. Transistors as switches (PWM) Lecture (2 hr)  
DC motor lab 1 Computer laboratory (3 hr)  
Week 11 1. Motor configurations (and datasheets); 2. Feedback control Lecture (2 hr)  
DC Motor lab 2 Computer laboratory (3 hr)  
Week 12 1. Power supplies; 2. Analogue to digital (and back) Lecture (2 hr)  
DC motor lab 3 Computer laboratory (3 hr)  
Week 13 1. Review - digital; 2. Review - analog Lecture (2 hr)  

Study commitment

Typically, there is a minimum expectation of 1.5-2 hours of student effort per week per credit point for units of study offered over a full semester. For a 6 credit point unit, this equates to roughly 120-150 hours of student effort in total.

Learning outcomes are what students know, understand and are able to do on completion of a unit of study. They are aligned with the University’s graduate qualities and are assessed as part of the curriculum.

At the completion of this unit, you should be able to:

  • LO1. analyse and design combinational and sequential logic circuits from basic logic elements
  • LO2. analyse and design applications circuits based on operational amplifiers
  • LO3. read and understand manufacturers' data sheets describing digital and analog electronic circuit elements and DC motors
  • LO4. breadboard, test and troubleshoot practical digital and analog circuits in the laboratory using standard electronics lab instruments and tools.

Graduate qualities

The graduate qualities are the qualities and skills that all University of Sydney graduates must demonstrate on successful completion of an award course. As a future Sydney graduate, the set of qualities have been designed to equip you for the contemporary world.

GQ1 Depth of disciplinary expertise

Deep disciplinary expertise is the ability to integrate and rigorously apply knowledge, understanding and skills of a recognised discipline defined by scholarly activity, as well as familiarity with evolving practice of the discipline.

GQ2 Critical thinking and problem solving

Critical thinking and problem solving are the questioning of ideas, evidence and assumptions in order to propose and evaluate hypotheses or alternative arguments before formulating a conclusion or a solution to an identified problem.

GQ3 Oral and written communication

Effective communication, in both oral and written form, is the clear exchange of meaning in a manner that is appropriate to audience and context.

GQ4 Information and digital literacy

Information and digital literacy is the ability to locate, interpret, evaluate, manage, adapt, integrate, create and convey information using appropriate resources, tools and strategies.

GQ5 Inventiveness

Generating novel ideas and solutions.

GQ6 Cultural competence

Cultural Competence is the ability to actively, ethically, respectfully, and successfully engage across and between cultures. In the Australian context, this includes and celebrates Aboriginal and Torres Strait Islander cultures, knowledge systems, and a mature understanding of contemporary issues.

GQ7 Interdisciplinary effectiveness

Interdisciplinary effectiveness is the integration and synthesis of multiple viewpoints and practices, working effectively across disciplinary boundaries.

GQ8 Integrated professional, ethical, and personal identity

An integrated professional, ethical and personal identity is understanding the interaction between one’s personal and professional selves in an ethical context.

GQ9 Influence

Engaging others in a process, idea or vision.

Outcome map

Learning outcomes Graduate qualities
GQ1 GQ2 GQ3 GQ4 GQ5 GQ6 GQ7 GQ8 GQ9
We will endeavour to provide even more timely feedback on assignments this year.

Work, health and safety

In response to the COVID-19 pandemic lectures will be delivered via a combination of videos and Zoom sessions. In-person attendance at lab sessions is preferred, but arrangements will be made for remote work if this is nescessary.

For those attending labs in person, we have made some adjustments to how the Mechatronics Lab is managed:

  • You will only have access to the lab during your scheduled lab sessions.
  • A record of attendance will be kept for contact tracing if required.
  • You must maintain a distance of 1.5 metres from others whenever possible.
  • We have limited student numbers in each lab session to allow this physical distancing to be maintained.
  • The use of hand sanitiser and disinfectant wipes before and after using Lab facilities is mandatory.
  • Personal protective equipment (PPE) in the form of face masks is strongly recommended. Please acquire face masks and bring them to all your classes in the Mechatronics Lab starting from Week 1.
  • Obey all Lab signage including guidelines for sanitising workstations and hardware, PPE, and procedures for entry and exit.
  • If you are feeling unwell, please stay at home.

The COVID situation is still evolving: please monitor email closely for any changes in policy.

Disclaimer

The University reserves the right to amend units of study or no longer offer certain units, including where there are low enrolment numbers.

To help you understand common terms that we use at the University, we offer an online glossary.